

A

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)***(Only for new nonprovisional applications under 37 CFR 1.53(b))*Docket No.  
NEC00P244-as

Total Pages in this Submission

**TO THE ASSISTANT COMMISSIONER FOR PATENTS**Box Patent Application  
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**DATA PROCESSING DEVICE FOR SWITCHING BETWEEN TERMINAL MODE AND RF MODE WITH A DIGITAL CIRCUIT**

and invented by:

Hisanori Senba

If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Which is a:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Enclosed are:

**Application Elements**

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 24 pages and including the following:
  - a. ☒ Descriptive Title of the Invention
  - b. ☐ Cross References to Related Applications *(if applicable)*
  - c. ☐ Statement Regarding Federally-sponsored Research/Development *(if applicable)*
  - d. ☐ Reference to Microfiche Appendix *(if applicable)*
  - e. ☒ Background of the Invention
  - f. ☒ Brief Summary of the Invention
  - g. ☒ Brief Description of the Drawings *(if drawings filed)*
  - h. ☒ Detailed Description
  - i. ☒ Claim(s) as Classified Below
  - j. ☒ Abstract of the Disclosure

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

Docket No.  
NEC00P244-as

Total Pages in this Submission

**Application Elements (Continued)**

3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*
- a. ☒ Formal                      Number of Sheets 4 (Figs. 1-5)
- b. ☐ Informal                      Number of Sheets \_\_\_\_\_
4. ☒ Oath or Declaration
- a. ☒ Newly executed *(original or copy)*                      ☐ Unexecuted
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional application only)*
- c. ☒ With Power of Attorney                      ☐ Without Power of Attorney
- d. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting inventor(s) named in the prior application,  
see 37 C.F.R. 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference *(usable if Box 4b is checked)*  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied  
under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby  
incorporated by reference therein.
6. ☐ Computer Program in Microfiche *(Appendix)*
7. ☐ Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all must be included)*
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy *(identical to computer copy)*
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

**Accompanying Application Parts**

8. ☒ Assignment Papers *(cover sheet & document(s))*
9. ☐ 37 CFR 3.73(B) Statement *(when there is an assignee)*
10. ☐ English Translation Document *(if applicable)*
11. ☒ Information Disclosure Statement/PTO-1449                      ☒ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☐ Certificate of Mailing

☐ First Class                      ☐ Express Mail *(Specify Label No.):* \_\_\_\_\_

**UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

*(Only for new nonprovisional applications under 37 CFR 1.53(b))*

Docket No.  
NEC00P244-as

Total Pages in this Submission

**Accompanying Application Parts (Continued)**

15. ☒ Certified Copy of Priority Document(s) *(if foreign priority is claimed)*


16. ☐ Additional Enclosures *(please identify below):*

**Fee Calculation and Transmittal**

**CLAIMS AS FILED**

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	5	- 20 =	0	x \$18.00	\$0.00
Indep. Claims	1	- 3 =	0	x \$78.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$690.00
OTHER FEE (specify purpose) <u>Assignment Recordation</u>					\$40.00
TOTAL FILING FEE					\$730.00

- ☒ A check in the amount of \$730.00 to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. 50-0481 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of \_\_\_\_\_ as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

  
Signature

Sean M. McGinn, Esq.  
Registration No. 34,386  
Customer No. 21254

Dated: August 8, 2000

CC:

**MCGINN & GIBB, P.C.**  
**A PROFESSIONAL LIMITED LIABILITY COMPANY**  
**PATENTS, TRADEMARKS, COPYRIGHTS, AND INTELLECTUAL PROPERTY LAW**  
**1701 CLARENDON BOULEVARD, SUITE 100**  
**ARLINGTON, VIRGINIA 22209**  
**TELEPHONE (703) 294-6699**  
**FACSIMILE (703) 294-6696**

**APPLICATION  
FOR  
UNITED STATES  
LETTERS PATENT**

**APPLICANT:** Hisanori Senba

**FOR:** DATA PROCESSING DEVICE FOR  
SWITCHING BETWEEN TERMINAL  
MODE AND RF MODE WITH A  
DIGITAL CIRCUIT

**DOCKET NO.:** NEC00P244-as

DATA PROCESSING DEVICE FOR SWITCHING BETWEEN  
TERMINAL MODE AND RF MODE WITH A DIGITAL CIRCUIT

5

BACKGROUND OF THE INVENTION

1. Field of the Invention:

The present invention relates to a data processing device for switching between a terminal mode which uses a connection terminal for data communication with an external circuit and an RF (Radio Frequency) mode which uses a radio antenna for data communication with an external circuit.

2. Description of the Related Art:

IC cards are available as one type of data processing devices. An IC card comprises a microcomputer in the form of an integrated circuit that is embedded in a plastic card. There have been developed three types of IC cards, i.e., contact cards, contactless cards, and combined cards, that are selectively used depending on the form of signal.

The contact IC cards have a plurality of exposed connection terminals. When a contact IC card is inserted into a card reader, the connection terminals of the contact IC card are brought into individual contact with connection terminals of the card reader. The card reader supplies drive electric power and

various signals to the contact IC card, and the microcomputer as a data processing circuit performs various data processings.

5 The contactless IC cards have one radio antenna for receiving a radio wave transmitted from the card reader. The radio wave from the card reader carries drive electric power and various signals. The IC card extracts the drive electric power and the various signals from the radio wave that is supplied from the  
10 card reader via the radio antenna.

The combined IC cards have both a plurality of exposed connection terminals and one radio antenna. A combined IC card is selectively operable in two switchable modes, i.e., a terminal mode in which it  
15 operates in the same manner as the contact IC card and an RF mode in which it operates in the same manner as the contactless IC card.

The contact IC card provides better security than the contactless IC card because signals are exchanged  
20 between itself and the card reader through a wired connection. The contactless IC card can be handled more easily than the contact IC card since the contactless IC card is not required to be inserted into the card reader.

25 The combined IC card can be handled easily and provides high security as it can transmit data

requiring less security via a contactless connection.  
As described above, the combined IC card needs to be  
switched between the terminal mode and the RF mode.

For example, Japanese Patent Laid-Open Publication  
5 No. 209592/1991 discloses that the voltage level of  
drive electric power applied to one of the connection  
terminals and the voltage level of drive electric power  
extracted from a received radio wave supplied from the  
radio antenna are compared with each other, and either  
10 of the terminal mode and the RF mode is selected based  
on the result of the comparison.

Since the voltage levels are generally compared  
with each other by an analog circuit such as a  
comparator for mode switching, the mode switching  
15 process is performed under analog control. The mode  
switching process under analog control is problematic  
in that it is not a clear-cut process and tends to vary  
due to errors in the fabrication of the combined IC  
card.

20 In actual usage of the combined IC card, when  
unexpected electromagnetic noise is received by the  
radio antenna, the mode of operation of the combined IC  
card may possibly switch to the RF mode automatically.  
If the user, not knowing that the combined IC card is  
25 in the RF mode, inserts the combined IC card into a

terminal-mode or wired card reader, then the combined IC card may possibly malfunction.

Alternatively, even if the combined IC card inserted in a wired card reader normally operates in the terminal mode, the mode of operation of the combined IC card may switch to the RF mode due to extraneous electromagnetic noise, causing the combined IC card to suffer malfunctioning.

In order to prevent such malfunctioning, the combined IC cards are designed not to operate with radio input signals that do not meet IC card standards. However, because a portable wired card reader is available in the art, a combined IC card thus designed may still be caused to malfunction when the user inserts the combined IC card into such a portable wired card reader that is carried by the user, without recognizing the presence of an RF-mode card reader that is installed nearby.

As described above, when a signal is applied to the radio antenna of a combined IC card and a signal is also applied to the connection terminals thereof at the same time, those simultaneously applied signals may cause the IC card to malfunction and fail. The manufacturer of the combined IC card cannot identify the cause of such malfunctioning and failure because the manufacturer finds it difficult to confirm the



environment in which the user uses the combined IC card.

#### SUMMARY OF THE INVENTION

5        It is therefore an object of the present invention to provide a data processing device which can perform a reliable control process of switching between a terminal mode and an RF mode.

10       Another object of the present invention is to provide a data processing device which allows the manufacturer to confirm the environment in which the user uses the data processing device for thereby identifying the cause of a malfunction or failure of the data processing device.

15       According to one aspect of the present invention, a data processing device has a plurality of connection terminals, at least one radio antenna, a data processing circuit, and a mode selecting circuit. The connection terminals are individually supplied with  
20       signals including processing data, a clock signal, and a reset signal, and drive electric power. The radio antenna receives the signals and the drive electric power as one radio wave. The data processing circuit is switchable between a terminal mode in which only the  
25       signals supplied to the connection terminals are effective and an RF mode in which only the radio wave

supplied to the radio antenna is effective, the data processing circuit being supplied with the drive electric power and the signals. The mode selecting circuit sets the data processing circuit to the RF mode by default in response to the drive electric power starting to be supplied, and switches to the terminal mode in response to the clock signal and the reset signal which are applied to corresponding ones of the connection terminals.

10 Inasmuch as the clock signal and the reset signal applied to the respective connection terminals can be detected without the need for an analog circuit such as a comparator, the control process for switching between the modes of operation of the data processing circuit  
15 can be performed by only a digital circuit. Therefore, the data processing device has a clear-cut control process for switching between the two modes, and the control process is prevented from varying due to errors in the fabrication of the data processing device.

20 In an embodiment, the mode selecting circuit has mode maintaining means for maintaining the terminal mode until the supply of the drive electric power is stopped. When the data processing device starts being supplied with drive electric power, it is set to the RF  
25 mode by default. The data processing device then switches to the terminal mode in response to certain

input signals applied thereto. The data processing device remains in the terminal mode until the supply of the drive electric power is stopped. The data processing circuit can operate stably in the terminal mode because it does not switch from the terminal mode to the RF mode during its operation.

In an embodiment, the mode selecting circuit comprises clock counting means and input deciding means. The clock counting means counts clock pulses of the clock signal supplied in response to the drive electric power starting to be supplied, and the input deciding means outputs a switching signal to switch the data processing circuit to the terminal mode when the clock counting means has counted a predetermined number of clock pulses. Since the data processing circuit switches to the terminal mode only when clock pulses are input up to the predetermined number from the start of the supply of the drive electric power, the data processing circuit is prevented from being set to the terminal mode in error by extraneous electromagnetic noise as it is not recognized by clock pulses.

In an embodiment, the input deciding means has data output means for outputting the reset signal as the switching signal when the clock counting means has counted a predetermined number of clock pulses. The data processing circuit switches to the terminal mode

when the predetermined number of clock pulses and the reset signal are applied to the data processing device.

In an embodiment, the mode selecting circuit has mode maintaining means for applying the switching  
5 signal output by the input deciding means as a dummy clock signal to the clock counting means through a feedback loop. When the dummy clock signal is supplied to the clock counting means, the clock counting means has its output signal fixed, and the mode maintaining  
10 means continuously outputs the switching signal for the terminal mode. Because the terminal mode selected by the mode selecting means is maintained until the supply of the drive electric power is stopped, the data processing circuit can operate stably in the terminal  
15 mode because it does not switch from the terminal mode to the RF mode during its operation.

The above and other objects, features, and advantages of the present invention will become apparent from the following description with reference  
20 to the accompanying drawings which illustrate examples of the present invention.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of a mode selecting  
25 circuit of an IC card as a data processing device

according to a preferred embodiment of the present invention;

Fig. 2 is a view showing an overall structure of the IC card;

5 Fig. 3 is a timing chart showing the waveforms of a pair of radio waves;

Fig. 4 is a timing chart showing various signals produced in the IC card when it is set to an RF mode by default; and

10 Fig. 5 is a timing chart showing various signals produced in the IC card when it is switched to a terminal mode.

#### DESCRIPTION OF THE PREFERRED EMBODIMENT

15 Referring now to Fig. 2, there is shown an IC card 1 constructed as a data processing device according to a preferred embodiment of the present invention.

The IC card 1 is a combined IC card that operates selectively in two modes, i.e., a terminal mode and an  
20 RF mode. The IC card 1 is formed as a plastic card that is removably insertable in a wired card reader (not shown) that is used when the IC card 1 is in the terminal mode. The IC card 1 has a microprocessor 101 as its main component.

25 The IC card 1 also has five connection terminals 101 - 105 on an outer exposed surface thereof. When

the IC card 1 is inserted into a wired card reader, the connection terminals 101 -105 are brought into individual contact with and electrically connected to the respective five connection terminals (not shown) in the card reader.

The connection terminal 101 is supplied with a clock signal CLK, the connection terminal 102 with a reset signal RESET\_B, the connection terminal 103 with drive electric power VDD, the connection terminal 104 with a ground potential GND, and the connection terminal 105 with processing data PORT.

The IC card 1 also has a radio antenna 107 comprising an inductive coil having opposite ends connected to a microcomputer 100. The microcomputer 100 communicates with a wireless card reader (not shown) with a pair of radio waves COIL1, COIL2 via the radio antenna 107.

As shown in Figs. 3 and 4, the radio waves COIL1, COIL2 handled by the IC card 1 are in accordance with standards of ISO (International Standardization Organization)/IEC (International Electrotechnical Commission) 14443, and contains a clock signal CLK, processing data PORT, and drive electric power VDD that are superimposed.

Various signals applied to the connection terminals 101 - 105 are in accordance with standards of

ISO 7816. As shown in Fig. 5, when the clock signal CLK, the drive electric power VDD, and the reset signal RESET\_B start being simultaneously supplied to the connection terminals 101 - 105, the reset signal  
5 RESET\_B is initially "0".

When the number of clock pulses of the supplied clock signal CLK reaches 400 or more, the reset signal RESET\_B is inverted to "1".

As shown in Fig. 1, the IC card 1 has a data  
10 processing circuit 110. The data processing circuit 110 is energized by drive electric power VDD that is supplied via a wired or wireless connection, and performs various data processing on various signals supplied via a wired or wireless connection.

15 The radio antenna 107 is connected to a power extracting circuit 111 as a power extracting means. A POC (Power On Clear) circuit 112 as a power detecting means is connected to the power extracting circuit 111 and the connection terminal 103.

20 A mode selecting circuit 113 is connected to the POC circuit 112, the connection terminal 101, and the connection terminal 102. The mode selecting circuit 113 is connected to the data processing circuit 110.

The power extracting circuit 111 extracts drive  
25 electric power VDD from a radio wave applied to the radio antenna 107. The drive electric power VDD

extracted from the radio wave by the power extracting circuit 111 and the drive electric power VDD applied to the connection terminal 103 are similarly supplied to the data processing circuit 110.

5       The POC circuit 112 outputs a one-shot POC signal to the mode selecting circuit 113 when the drive electric power VDD supplied from the power extracting circuit 111 or the connection terminal 103 reaches a predetermined voltage. The mode selecting circuit 113  
10 is activated when it is supplied with the POC signal.

      The mode selecting circuit 113 comprises a counter 115 as a clock counting means, a latch 116 as an input deciding means, an OR gate 117 as a mode maintaining means, and an inverter 118. The POC circuit 112 is  
15 connected to reset terminals of the counter 115 and the latch 116.

      The connection terminal 101 is connected to the counter 115. When the counter 115 is reset by a POC signal supplied from the POC circuit 112 upon  
20 application of the drive electric power VDD thereto, the counter 115 counts up to 300 clock pulses of the clock signal CLK supplied from the connection terminal 101.

      When the latch 116 is reset by the POC signal  
25 supplied from the POC circuit 112 upon application of the drive electric power VDD thereto, the latch 116



outputs a switching signal "0" indicative of the RF mode to the data processing circuit 110, as shown in Fig. 4. When the counter 115 indicates a completion of the counting process to the latch 116 while the latch 116 is outputting the switching signal "0" indicative of the RF mode, the latch 116 latches the reset signal RESET\_B supplied from the connection terminal 102, and outputs a switching signal.

More specifically, a pull-up resistor 119 is  
10 connected to the connection terminal 102. When a  
potential "0" as the reset signal RESET\_B is not  
applied to the connection terminal 102, the connection  
terminal 102 is maintained at a potential "1". The  
potential "1" as the reset signal RESET\_B is inverted  
15 by an inverter 118, and then applied to the latch 116.

The reset signal RESET\_B that is applied via a wired connection is "0" immediately after it starts being applied. When the number of clock pulses of the supplied clock signal CLK reaches 400 or more, the  
20 reset signal RESET\_B is inverted to "1". Therefore, when the counter 115 has counted first 300 pulses of the clock signal CLK, the reset signal RESET B is "0".

As shown in Fig. 5, when the counter 115 that has been reset by a POC signal supplied from the POC circuit 112 upon application of the drive electric power VDD thereto indicates a completion of the

counting of up to 300 clock pulses of the clock signal CLK to the latch 116, if the reset signal RESET\_B from the connection terminal 102 is "0", then the latch 116 outputs a switching signal "1" indicative of the  
5 terminal mode to the data processing circuit 110.

When the number of clock pulses of the supplied clock signal CLK reaches 400 or more, the reset signal RESET\_B is inverted from "0" to "1". At this time, the reset state of the data processing circuit 110 is  
10 canceled. Therefore, the reset state of the data processing circuit 110 is canceled after the switching signal has been determined.

The connection terminal 101 is connected via an OR gate 117 to the counter 115. The latch 116 has its  
15 output terminal connected to the OR gate 117, providing a feedback loop for the output signal from the latch 116.

When the latch 116 outputs the switching signal "1" indicative of the terminal mode, the switching  
20 signal is applied as a dummy switching signal through the feedback loop via the OR gate 117 to the counter 115.

When the input signal applied to the counter 115 is set to "1", then the output signal from the counter  
25 115 is also set to "1". Therefore, once the mode selecting circuit 113 starts outputting the switching

signal "1" indicative of the terminal mode, it keeps outputting the switching signal "1" until the application of the drive electric power VDD is stopped.

The IC card 1 as the data processing device  
5 according to the embodiment of the present invention can be switched between the RF mode and the terminal mode. In the RF mode, the IC card 1 communicates with a wireless card reader. In the terminal mode, the IC card 1 communicates with a wired card reader.

10 Operation of the IC card 1 in the RF mode will be described below. When the IC card 1 is brought closely to the wireless card reader within a given distance therefrom, rather than being inserted into the wired card reader, no input signals are applied to the  
15 connection terminals 101 - 105, but a radio input signal is applied to the radio antenna 107.

The power extracting circuit 111 extracts drive electric power VDD from the radio wave applied to the antenna 107. As shown in Fig. 4, when the drive  
20 electric power VDD reaches a predetermined voltage, the POC circuit 112 outputs a one-shot POC signal to the mode selecting circuit 113.

At this time, since no clock signal CLK and no reset signal RESET\_B are applied respectively to the  
25 connection terminals 101, 102, the latch 116 of the mode selecting circuit 113 is reset by the POC signal,

and outputs the switching signal "0" indicative of the RF mode to the data processing circuit 110. The mode of operation of the data processing circuit 110 is now set to the RF mode by default.

5        Operation of the IC card 1 in the terminal mode will be described below. When the IC card 1 is inserted into the wired card reader in the absence of undue electromagnetic noise, input signals are applied to the connection terminals 101 - 105 while no radio  
10    input signal is applied to the radio antenna 107.

      The clock signal CLK, the drive electric power VDD, and the reset signal RESET\_B thus start being applied to the corresponding connection terminals. As shown in Fig. 5, the reset signal RESET\_B is initially  
15    "0". When the number of clock pulses of the clock signal CLK reaches 400 or more, the reset signal RESET\_B is inverted to "1". When the drive electric power VDD under a predetermined voltage is applied to the connection terminal 103, the POC circuit 112  
20    outputs a one-shot POC signal, which resets the counter 115 and the latch 116.

      The latch 116 thus reset by the POC signal outputs the switching signal "0" indicative of the RF mode to the data processing circuit 110. At this time, because  
25    the reset signal RESET\_B signal applied to the

connection terminal 102 is "0", the data processing circuit 110 remains reset.

The counter 115 reset by the POC signal starts counting clock pulses of the clock signal CLK, and  
5 indicates a completion of the counting process to the latch 116 when it has counted 300 clock pulses of the clock signal CLK. When the completion of the counting process is indicated to the latch 116 after it has been reset by the POC signal, the latch 116 latches the  
10 reset signal RESET\_B "1" inverted by the inverter 118, and outputs the latched reset signal as the switching signal "1" indicative of the terminal mode to the data processing circuit 110.

At this time, since the reset signal RESET\_B  
15 applied to the connection terminal 102 is "0", the data processing circuit 110 remains reset. When the number of clock pulses of the clock signal CLK reaches 400 or more and the reset signal RESET\_B is set to "1", the reset state of the data processing circuit 110 is  
20 canceled, and the data processing circuit 110 is set to the terminal mode by initial setting.

As described above, when the IC card 1 starts being supplied with electric power, it is set to the RF mode by default. Therefore, the IC card 1 can operate  
25 well in the RF mode depending on input signals. When both the reset signal RESET\_B and the clock signal CLK

are applied to the IC card 1, since the IC card 1 is switched to the terminal mode, the IC card 1 can operate well in the terminal mode depending on input signals.

5           Inasmuch as the clock signal CLK and the reset signal RESET\_B applied respectively to the connection terminals 101, 102 can be detected without the need for an analog circuit such as a comparator, the control process for switching between the modes of operation of  
10 the data processing circuit 110 can be performed by only a digital circuit. Therefore, the IC card 1 has a clear-cut control process for switching between the two modes, and the control process is prevented from varying due to errors in the fabrication of the IC card  
15 1.

For switching to the terminal mode depending on the reset signal RESET\_B and the clock signal CLK, a certain number of clock pulses of the clock signal CLK are counted. As unwanted noise is not recognized as  
20 clock pulses of the clock signal CLK, the data processing circuit 110 is prevented from switching to the terminal mode due to such noise. Consequently, the control process for switching between the modes of operation of the data processing circuit 110 can be  
25 performed reliably.

According to the standards, the applied reset signal RESET\_B is initially "0" for keeping the data processing circuit 110 reset. Since the mode selecting circuit 113 outputs the switching signal for the terminal mode to the data processing circuit 110 while the reset signal RESET\_B is "0", the data processing circuit 110 can be operated in the terminal mode from the outset.

After the mode selecting circuit 113 has output  
10 the switching signal for the terminal mode to the data  
processing circuit 110, the mode selecting circuit 113  
maintains the output switching signal until the  
application of the drive electric power VDD is stopped.  
Therefore, the mode of operation of the IC card 1  
15 inserted in the wired card reader does not switch from  
the terminal mode to the RF mode, and hence the IC card  
1 inserted in the wired card reader can operate stably  
in the terminal mode.

In the illustrated embodiment, the data processing  
20 device has been illustrated as the combined IC card 1.  
However, the principles of the present invention are  
also applicable to data processing devices other than  
the IC cards.

While a preferred embodiment of the present  
25 invention has been described using specific terms, such  
description is for illustrative purposes only, and it

is to be understood that changes and variations may be made without departing from the spirit or scope of the following claims.

03030303 03030303



What is claimed is:

1. A data processing device comprising:

5 a plurality of connection terminals for being  
individually supplied with signals including processing  
data, a clock signal, and a reset signal, and drive  
electric power;

10 at least one radio antenna for receiving said  
signals and said drive electric power as one radio  
wave;

15 a data processing circuit switchable between a  
terminal mode in which only the signals supplied to  
said connection terminals are effective and an RF mode  
in which only the radio wave supplied to said radio  
antenna is effective, said data processing circuit  
being supplied with said drive electric power and said  
signals; and

20 a mode selecting circuit for setting said data  
processing circuit to said RF mode by default in  
response to said drive electric power starting to be  
supplied, and for switching to said terminal mode in  
response to the clock signal and the reset signal which  
are applied to corresponding ones of said connection  
terminals.

25

2. A data processing device according to claim  
1, wherein said mode selecting circuit has mode  
maintaining means for maintaining said terminal mode  
until the supply of said drive electric power is  
5 stopped.

3. A data processing device according to claim  
1, wherein said mode selecting circuit comprises:  
clock counting means for counting clock pulses of  
10 the clock signal supplied in response to said drive  
electric power starting to be supplied; and  
input deciding means for outputting a switching  
signal to switch said data processing circuit to said  
terminal mode when said clock counting means has  
15 counted a predetermined number of clock pulses.

4. A data processing device according to claim  
3, wherein said input deciding means has data output  
means for outputting said reset signal as said  
20 switching signal when said clock counting means has  
counted a predetermined number of clock pulses.

5. A data processing device according to claim  
3, wherein said mode selecting circuit has mode  
25 maintaining means for applying said switching signal  
output by said input deciding means as a dummy clock





Fig.1




Fig. 2




Fig. 3




Fig.4





Fig. 5





## DECLARATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

DATA PROCESSING DEVICE FOR SWITCHING BETWEEN TERMINAL MODE AND RF MODE WITH A DIGITAL CIRCUIT

the specification of which:  
(check one)

☒ (is attached hereto)

☐ was filed on \_\_\_\_\_,

as Application Serial No. \_\_\_\_\_

and was amended on \_\_\_\_\_ (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, § 1.56\*

I hereby claim foreign priority benefits under Title 35, United States Code, § 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

### Prior Foreign Application(s)

			priority claimed	
<u>253029/1999</u>	<u>Japan</u>	<u>07/09/1999</u>	<input checked="" type="checkbox"/>	
(Number)	(Country)	(Day/Month/Year Filed)	yes	no
<u>                    </u>	<u>                    </u>	<u>                    </u>	<input type="checkbox"/>	<input type="checkbox"/>
(Number)	(Country)	(Day/Month/Year Filed)	yes	no
<u>                    </u>	<u>                    </u>	<u>                    </u>	<input type="checkbox"/>	<input type="checkbox"/>
(Number)	(Country)	(Day/Month/Year Filed)	yes	no

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, § 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

\_\_\_\_\_  
(Application Serial No.)


\_\_\_\_\_  
(Filing Date)

\_\_\_\_\_  
(Status: patented, pending, abandoned)

**Power of Attorney:** As a named inventor, I hereby appoint Sean M. McGinn, Reg. No. 34, 386, and Frederick W. Gibb, III, Reg. No. 37,629, as attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. All correspondence should be directed to McGinn & Gibb, P.C., 1701 Clarendon Boulevard, Suite 100, Arlington, Virginia 22209. Telephone calls should be directed to McGinn & Gibb, P.C. at (703) 294-6699.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole  
or First Inventor Hisanori SENBA

Inventor's Signature Hisanori Senba  Date July 27, 2000

Residence Kanagawa, Japan

Citizenship Japanese

Post Office Address c/o NEC IC Microcomputer Systems, Ltd., 403-53, Kosugimachi  
1-chome, Nakahara-ku, Kawasaki-shi, Kanagawa, Japan

Full Name of Second  
Joint Inventor, If Any \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_

Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full Name of Third  
Joint Inventor, If Any \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_

Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

Full Name of Fourth  
Joint Inventor, If Any \_\_\_\_\_

Inventor's Signature \_\_\_\_\_ Date \_\_\_\_\_

Residence \_\_\_\_\_

Citizenship \_\_\_\_\_

Post Office Address \_\_\_\_\_

(An additional sheet(s) is/are attached hereto if the present invention includes more than four inventors.)

\*Title 37, Code of Federal Regulations, § 1.56:

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith toward the Patent and Trademark Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclose information exists with respect to each pending claim until the claim is canceled or withdrawn from consideration, or the application becomes abandoned.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and (1) it establishes by itself or in combination with other information, a prima facie case of unpatentability; or (2) it refutes, or is inconsistent with, a position the applicant takes in: (i) opposing an argument of unpatentability relied on by the Office, or (ii) asserting an argument of patentability.